



400s 15" AMD Renoir UMA




POWER BLOCK DIAGRAM



02



AMD APU	TOP BSQ	QBCON

PCIe Port	Function
PCIe_0	SSD_PCIe
PCIe_1	SSD_PCIe
PCIe_2	SSD_PCIe
PCIe_3	SSD_PCIe/SATA
PCIe_4	NIC
PCIe_5	WLAN
PCIe_6	Care Reader
PCIe_7	NA
PCIe_8	HDD





Quanta Computer Inc.
PROJECT: X9M


Size	Document Number	RR 2/7(MEM)	Rev 1A
Date: Thursday, February 06, 2020	Sheet 4 of 68		

06



Size	Document Number	Rev
	RR 3/7(DIS/MISC)	1A
Date: Thursday, February 06, 2020	Sheet 5 of 68	

07



USB Port	Function
USB0	TYPE-C
USB1	TYPE-A
USB2	BT
USB3	FP
USB5	TYPE-A
USB6	TYPE-A (USB/B)
USB7	Camera

TYPE-C

TYPE-A

BT


FPR

TYPE-A

PW BOARD


CAMERA

STRAPS PINS




REQUIRED STRAPS

	APU_SPI_CLK	SYS_RST# Int Pull-Up
PULL HIGH	Use 48Mhz crystal clock and generate both internal and external clocks DEFAULT	normal reset mode DEFAULT
PULL LOW	Use 100Mhz PCIE clock as reference clock and generate internal clocks only	short reset mode



USB3 and USB2 Port Mapping



USB TYPE C

U3B MB

U3B MB

5,6,8,9,11,12,15,32,35,88,93,95
5,6,8,10,12,16,18,28,29,32,37,81,88,95

+3V_DEEP_SUS
+1.8V_DEEP_SUS
+1.8V


08

	PLT_ID1	PLT_ID2
	EGPIO142	AGPIO86
14"	0	1
15"	0	0
Reserved	1	0
Reserved	0	0


2019/06/04 : PLT_ID2 distinguish 14" or 15"

APU POWER

BOTTOM SIDE DECOUPLING UNDER APU




BOTTOM SIDE DECOUPLING UNDER APU




2018/12/12 PV STAGE
RX9059 change to short_pad

If the VSS plane is cut to create a VDDIO_MEM_S3 plane, ceramic capacitors with NP0 or COG dielectric are connected across the VDDIO_MEM_S3 and VSS plane split.


BOTTOM SIDE DECOUPLING UNDER APU




BOTTOM SIDE DECOUPLING UNDER APU






BOTTOM SIDE DECOUPLING UNDER APU





BOTTOM SIDE DECOUPLING UNDER APU





BOTTOM SIDE DECOUPLING UNDER APU





BOTTOM SIDE DECOUPLING UNDER APU












Place these Caps near SODIMM



1uF/10uF 4pcs on each side of SODIMM









For EMI CAP







2018/12/17 PV STAGE
ECM9000/ECM9001 stuff 4.7u for RF

POWER TO EE NET NAME CONNECTION For AMD






LID Switch

EMU_LID need confirm with GPIO by EC



400 G7

	Cable Side	PP_DETECT#_EDP	PP_DETECT#
Normal FHD	Pin 12 GND Bar	Low	High
Normal QHD	Pin 12 GND Bar	Low	High
Privacy	Pin 12 Floating	High	Low



5,6,7,8,10,11,12,13,14,15,17,18,21,22,23,25,26,27,29,30,31,32,35,37,38,81,88,95
10,12,17,18,24,27,31,37,95
11,12,15,37,41,82,86,87,89,90,92,93,97

+3V
+5V
+VIN



EMI Solution

TX2_HDMI+	R3500	*150 5% 4	TX2_HDMI-
TX1_HDMI+	R3501	*150 5% 4	TX1_HDMI-
TX0_HDMI+	R3502	*150 5% 4	TX0_HDMI-
TXC_HDMI+	R3503	*150 5% 4	TXC_HDMI-



Output pre-emphasis setting; Internal pull down at ~150k Ω , 3.3V I/O.
 L: no pre-emphasis
 H: 2.5dB pre-emphasis

Receiver equalization setting; Internal pull down at ~150k Ω , 3.3V I/O.
 L: programmable EQ for channel loss up to 12.4dB @ 3Gbps
 H: programmable EQ for channel loss up to 4.3dB @ 3Gbps
 M: programmable EQ for channel loss up to 8.6dB @ 3Gbps

DC coupling enable; Internal pull down at ~150k Ω , 3.3V I/O.
 L: default, AC coupling input
 H: DC coupling input




0905 : Update U3500 Footprint




VDD for PS8203:
Power supply at 3.3V

VDDIO:
Supply voltage for DDC passive gate and used to set HPD_SRC output level
Its range can be 1.2V~3.6V


HDMI SMBus Isolation









Audio


All Clamp-Diode need close to ADO Jack.






40







SATA-HDD






48





TPM (1.2 or 2.0)



Placing resistor close to cross VIA
Routing to EC under 6000mil


APU_SPI_CLK	R5110	22	1%	2	APU_SPI_CLK_E1	APU_SPI_CLK_E1	25
APU_SPI_SO	R12060	22	1%	2	APU_SPI_SO_E1	APU_SPI_SO_E1	25
APU_SPI_SI	R5112	33	1%	2	APU_SPI_SI_E1	APU_SPI_SI_E1	25

AL009670041C CTRL(32P)SLB 9670VQ2.0 FW7.85 PG-VQFN
AL009670042C CTRL(32P)SLB 9670VQ2.0 FW7.85 TOPBS

AL000750004 AL009670042


	Nuvoton	Infineon
C5106	V	
C5105	V	
R5116	V	
R5113	V	
R5115	V	V
R5117		V
R5118		V
R5119		V
R5114		V
R5108		V
R5120		V
C5107		V
R5100	150K	10K


Fingerprint Conn




CLICK PAD
Address: 0x20(7 bit)

Accelerometer Sensor






Thermal sensor



5,6,7,8,10,11,12,13,14,15,16,17,18,21,22,23,25,26,27,29,30,32,35,37,38,81,88,95
 15,22,38,39,85,86,87 +3V +3V_ALW

Vender	Size	P/N	
MXIC	128MB	AKE3DZNKZ00	Pilot run stage
Winbond	128MB	AKE3DF-KN00	
Socket		DFHS08FS046	
MXIC	128MB	AKE3DZNOZ08	MV stage
Winbond	128MB	AKE3DF-KN01	


PCH 6*5mm WSON 16M SPI ROM Socket



EC SPI ROM 400 G7

EC SPI ROM Socket WSON 16M 6x5


Follow VSPI level (1.8V or 3.3V)



EC SPI ROM



Vender	Size	P/N
GD	128MB	AKE2DF00Q00 Pilot run stage
GD	128MB	AKE3DZN0Q02 MV stage

TPM



Placing resistor close to cross VIA
Routing to CPU under 6000mil

Level shifter schematic



we innovate
nuvoTon

Nuvoton Confidential • Provided under NDA

Based on EC18 testing: PCH to TPM/SPI flash = Quad I/O, SIO18 to SPI Flash = Dual I/O, Quad I/O.
R1 = 4.7 ohm for CLK, CS#, MISO, MOSI; R1 = 0 ohm for IO2, IO3
R2 = 22 ohm for CLK, CS#, MISO, MOSI; R2 = 15 ohm for IO2, IO3
R3 = 22 ohm for CLK, CS#, MISO, MOSI; R3 = for IO2, IO3 22 ohm
R4 = 4.7 ohm for CLK, CS#, MISO, MOSI; R4 = for IO2, IO3 4.7 ohm

Use same values for start on IO2 and






Note: The value of the resistors should be tuned according to the signal integrity simulations or actual PCB measurements.


Use same values to start on IO2 and IO3




Quanta Computer Inc.
PROJECT: X9M

Size	Document Number	Rev
	Flash(KBC+PCH)	1A
Date:	Thursday, February 06, 2020	Sheet 32 of 68





	PULL UP	PULL DOWN
A0_DP_EQ	X	4.7K
A1_SSCON_EQ	X	4.7K
A2_SSAF_EQ	X	4.7K




	Platform ID	CCG5 Dual Port	CCG5/CCG5C Single Port	
	MOD_ID1	MOD_ID2	Description (Dual port)	Description (Single Port)
Notebooks	L8	L7	Reserved	DRP+USB on 1-port with No MUX
	L7	L7	DRP+DP+ AR TBT on 2-ports	DRP+DP on 1-port with ANX MUX
	L6	L7	DRP+DP on 2-ports	DRP+DP+ TR TBT on 1-port
	L5	L7	DRP+DP on 2-ports with ANX MUX	DRP+DP+ AR TBT on 1-port (700, 800 Series)
	L4	L7	Malta	DRP+DP on 1-port with Parade MUX
	L3	L7	DRP+DP+ TR TBT on 2-ports	DRP+DP on 1-port (600/700 Series) - AMD SKU1
	L2	L7	Reserved	DRP+DP on 1-port (600/700 Series) - AMD SKU2
	L1	L7	Reserved	DRP+DP on 1-port (600/700 Series) - AMD SKU3
	L0	L7	Reserved	DRP+DP on 1-port with Parade MUX - 2019 S400 G6
	L7	L6	Reserved	DRP+DP on 1-port (400 Series) - AMD




Quanta Computer Inc.
PROJECT: X9M

Size	Document Number	Cypress CCG5C	Rev 1A
Custom	Thursday, February 06, 2020	Sheet 35 of 68	



10/18 : SI STAGE
R6101 change to 14.3K CS31432FB08
R6102 change to 33.2K CS3322FB13
R6104/R6105 change to 100K CS41002FB28



2018/10/12 ADD RF for SI




UMA RF Cap




RF Cap



2018/08/09 ADD

2018/12/17 PV STAGE
change C7957/C7958 to 4.7u for RF

2019/07/12 ADD RF for X9M DB




Card Reader Daughter Board Connector




USB LID Daughter Board Connector


14"15" Used




CPU




WLAN nut



SSD nut




Power Botton Connector



12S RESET MODE INSTAL FOR DB0		
INSTAL	R10702	R10703
	R10704	R581
	R10701	R595
	U9068	
UNINSTAL	R10754	R10755
	Q7080	Q7081

5,6,7,8,10,11,12,13,14,15,16,17,18,21,22,23,25,26,27,29,30,31,32,35,37,38,81,88,95 +3V
10,12,16,17,18,24,27,31,37,95 +5V
15,22,38,85,86,87 +3V_ALW




Quanta Computer Inc.

PROJECT: X9M


Size	Document Number	Rev
	Power Button/ HW Reset	1A
Date: Thursday, February 06, 2020	Sheet 39	of 68



NA

LPC+EC+CCG5 debug conn on MB




CCG5 EC debug







For Type-C Port 1



For Barrel Adapter





5,6,7,8,10,11,12,13,14,15,16,17,18,21,22,23,25,26,27,29,30,31,32,35,37,38,88,95
10,12,16,17,18,24,27,31,37,95

+3V
+5V



Charger (BQ24780S)


82

Place sense resistor close to ADP connector side

Place this TVS as close as possible to the furthest +VIN shape


When ACDET pin is above 0.6 V and VCC is above UVLO, REGN LDO is present, ACOK comparator, input current buffer (IADP), discharge current buffer (IDCHG), independent comparator, and power monitor buffer (PMON) can be enabled with SMBus. When ACDET is above 2.4V, and VCC is above SRN but below ACOV, ACOK goes HIGH.

















FP6 APU 15W
CPU CORE Volt
Countinue current:33A
Peak current:50A
OCP minimum:60A
LL= -0.7mV/A











8,12 +0.75V_DEEP_SUS
5,8,12,37,95 +0.75V



VDDCR_FCH only for Bristol ridge and Stoney Ridge



















NB5
Custom


Quanta Computer Inc.
PROJECT: X9M


Size	Document Number	Rev
	Syatem Load switch	1A
Date: Thursday, February 06, 2020 Sheet 96 of 106		















 NB5	Quanta Computer Inc.		
	PROJECT: X9M		
	Size Custom	Document Number A4 -- reserve page(N.A)	Rev 1A
Date: Thursday, February 06, 2020 Sheet 104 of 106			

D
C
B
A

D
C
B
A